2017-01-23 17:45:42 +01:00
|
|
|
/*
|
|
|
|
*
|
|
|
|
* Copyright (c) 2017 Linaro Limited.
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
#include <soc.h>
|
2019-06-25 21:53:47 +02:00
|
|
|
#include <drivers/clock_control.h>
|
2019-06-26 16:33:55 +02:00
|
|
|
#include <sys/util.h>
|
2020-01-25 12:34:53 +01:00
|
|
|
#include <drivers/clock_control/stm32_clock_control.h>
|
2019-04-11 18:20:15 +02:00
|
|
|
#include "clock_stm32_ll_common.h"
|
2020-06-23 09:48:07 +02:00
|
|
|
#include "stm32_hsem.h"
|
2017-01-23 17:45:42 +01:00
|
|
|
|
|
|
|
#ifdef CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL
|
|
|
|
|
2017-01-30 15:38:13 +01:00
|
|
|
/* Macros to fill up division factors values */
|
2019-03-12 22:15:42 +01:00
|
|
|
#define z_pllm(v) LL_RCC_PLLM_DIV_ ## v
|
|
|
|
#define pllm(v) z_pllm(v)
|
2017-01-23 17:45:42 +01:00
|
|
|
|
2019-03-12 22:15:42 +01:00
|
|
|
#define z_pllr(v) LL_RCC_PLLR_DIV_ ## v
|
|
|
|
#define pllr(v) z_pllr(v)
|
2017-01-23 17:45:42 +01:00
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief fill in pll configuration structure
|
|
|
|
*/
|
|
|
|
void config_pll_init(LL_UTILS_PLLInitTypeDef *pllinit)
|
|
|
|
{
|
|
|
|
pllinit->PLLM = pllm(CONFIG_CLOCK_STM32_PLL_M_DIVISOR);
|
|
|
|
pllinit->PLLN = CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER;
|
|
|
|
pllinit->PLLR = pllr(CONFIG_CLOCK_STM32_PLL_R_DIVISOR);
|
2020-02-26 09:07:02 +01:00
|
|
|
#ifdef PWR_CR5_R1MODE
|
|
|
|
/* set power boost mode for sys clock greater than 80MHz */
|
|
|
|
if (sys_clock_hw_cycles_per_sec() >= MHZ(80)) {
|
|
|
|
LL_PWR_EnableRange1BoostMode();
|
|
|
|
}
|
|
|
|
#endif /* PWR_CR5_R1MODE */
|
2017-01-23 17:45:42 +01:00
|
|
|
}
|
|
|
|
#endif /* CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL */
|
2017-04-18 14:24:04 +02:00
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief Activate default clocks
|
|
|
|
*/
|
|
|
|
void config_enable_default_clocks(void)
|
|
|
|
{
|
2018-07-11 11:44:02 +02:00
|
|
|
#ifdef CONFIG_CLOCK_STM32_LSE
|
|
|
|
/* LSE belongs to the back-up domain, enable access.*/
|
|
|
|
|
2020-06-23 09:48:07 +02:00
|
|
|
#if defined(CONFIG_SOC_SERIES_STM32WBX)
|
|
|
|
/* HW semaphore Clock enable */
|
|
|
|
LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_HSEM);
|
|
|
|
#endif
|
|
|
|
z_stm32_hsem_lock(CFG_HW_RCC_SEMID, HSEM_LOCK_DEFAULT_RETRY);
|
|
|
|
|
2019-10-17 14:12:39 +02:00
|
|
|
#ifdef LL_APB1_GRP1_PERIPH_PWR
|
2018-07-11 11:44:02 +02:00
|
|
|
/* Enable the power interface clock */
|
|
|
|
LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
|
2019-10-17 14:12:39 +02:00
|
|
|
#endif
|
2018-07-11 11:44:02 +02:00
|
|
|
|
|
|
|
/* Set the DBP bit in the Power control register 1 (PWR_CR1) */
|
|
|
|
LL_PWR_EnableBkUpAccess();
|
|
|
|
while (!LL_PWR_IsEnabledBkUpAccess()) {
|
|
|
|
/* Wait for Backup domain access */
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Enable LSE Oscillator (32.768 kHz) */
|
|
|
|
LL_RCC_LSE_Enable();
|
|
|
|
while (!LL_RCC_LSE_IsReady()) {
|
|
|
|
/* Wait for LSE ready */
|
|
|
|
}
|
|
|
|
|
|
|
|
LL_PWR_DisableBkUpAccess();
|
2020-06-23 09:48:07 +02:00
|
|
|
|
|
|
|
z_stm32_hsem_unlock(CFG_HW_RCC_SEMID);
|
|
|
|
|
2018-07-11 11:44:02 +02:00
|
|
|
#endif
|
2017-04-18 14:24:04 +02:00
|
|
|
}
|