41 lines
923 B
Plaintext
41 lines
923 B
Plaintext
|
# Zephyr Kernel Configuration
|
||
|
CONFIG_SOC_SERIES_STM32G0X=y
|
||
|
CONFIG_SOC_STM32G031XX=y
|
||
|
CONFIG_CORTEX_M_SYSTICK=y
|
||
|
|
||
|
# 64MHz system clock
|
||
|
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=64000000
|
||
|
|
||
|
# Kernel Options due to Low Memory (8k)
|
||
|
CONFIG_MAIN_STACK_SIZE=640
|
||
|
CONFIG_IDLE_STACK_SIZE=200
|
||
|
CONFIG_ISR_STACK_SIZE=512
|
||
|
|
||
|
# Serial Drivers
|
||
|
CONFIG_SERIAL=y
|
||
|
CONFIG_UART_INTERRUPT_DRIVEN=y
|
||
|
# enable console
|
||
|
CONFIG_CONSOLE=y
|
||
|
CONFIG_UART_CONSOLE=y
|
||
|
|
||
|
# Pinmux Driver
|
||
|
CONFIG_PINMUX=y
|
||
|
|
||
|
# GPIO Controller
|
||
|
CONFIG_GPIO=y
|
||
|
|
||
|
# Clock configuration
|
||
|
CONFIG_CLOCK_CONTROL=y
|
||
|
# SYSCLK selection
|
||
|
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
|
||
|
# PLL configuration
|
||
|
CONFIG_CLOCK_STM32_PLL_SRC_HSI=y
|
||
|
# produce 64MHz clock at PLL output
|
||
|
CONFIG_CLOCK_STM32_PLL_M_DIVISOR=1
|
||
|
CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER=8
|
||
|
CONFIG_CLOCK_STM32_PLL_P_DIVISOR=2
|
||
|
CONFIG_CLOCK_STM32_PLL_Q_DIVISOR=2
|
||
|
CONFIG_CLOCK_STM32_PLL_R_DIVISOR=2
|
||
|
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
|
||
|
CONFIG_CLOCK_STM32_APB1_PRESCALER=1
|