michaelh/zephyr
1
0
Fork 0
Code Releases Activity
zephyr/samples/philosophers/prj_tickless.conf

10 lines
202 B
Plaintext
Raw Permalink Normal View History

tests: Few test require CONFIG_STDOUT_CONSOLE=n For some, "y" affects output, for some less tested platforms, leads to crashes. Signed-off-by: Paul Sokolovsky <paul.sokolovsky@linaro.org>
2018-01-09 11:34:07 +01:00
CONFIG_STDOUT_CONSOLE=n
samples: tickless: Enables tickless kernel option in some apps Adds changes to enable existing kernel and timer tests and samples to be used to test the tickless kernel feature. Updated samples/philosophers and tests/kernel/timer/timer_api apps Run the tests using following commands make pristine && make BOARD=<board> CONF_FILE=prj_tickless.conf qemu Board could be any of the following qemu_x86 quark_se_c1000_devboard Jira: ZEP-339 ZEP-1812 Change-Id: I1530b19b79ddeb0e2181594caf15f3ac28ff51f4 Signed-off-by: Ramesh Thomas <ramesh.thomas@intel.com>
2017-02-27 12:43:41 +01:00
CONFIG_ASSERT=y
CONFIG_ASSERT_LEVEL=2
CONFIG_NUM_COOP_PRIORITIES=29
CONFIG_NUM_PREEMPT_PRIORITIES=40
CONFIG_SYS_POWER_MANAGEMENT=y
CONFIG_TICKLESS_KERNEL=y
tests: samples: Re-enable SMP on a few tests The 14 individual cases that use these four config files are now passing reliably when SMP is enabled, after the "Mark sleeping threads suspended" scheduler fix. Turn it back on. Signed-off-by: Andy Ross <andrew.j.ross@intel.com>
2019-03-22 21:21:09 +01:00
tests: Never disable SMP Disabling SMP mode for certain tests was a one-release thing, done to avoid having to triage every test independently (MANY are not SMP-safe), and with the knowledge that it was probably hiding bugs in the kernel. Turn it on pervasively. Tests are treated with a combination of flagging specific cases as "1cpu" where we have short-running tests that can be independently run in an otherwise SMP environment, and via setting CONFIG_MP_NUM_CPUS=1 where that's not possible (which still runs the full SMP kernel config, but with only one CPU available). Signed-off-by: Andy Ross <andrew.j.ross@intel.com>
2019-08-20 17:42:43 +02:00
CONFIG_MP_NUM_CPUS=1
Copy permalink